Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
G
gbt-fpga-cbm
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
DAQ
Externals
gbt-fpga-cbm
Merge requests
!4
TFC-related update
Code
Review changes
Check out branch
Download
Patches
Plain diff
Merged
TFC-related update
devel_vs
into
master
Overview
1
Commits
4
Pipelines
0
Changes
2
Merged
Vladimir Sidorenko
requested to merge
devel_vs
into
master
2 years ago
Overview
1
Commits
4
Pipelines
0
Changes
2
Expand
Added txwordclk to the port, for later monitoring.
Added a pipeline register to the Rx datapath, because the MUX below was messing up timing closure.
0
0
Merge request reports
Activity
All activity
Filter activity
Deselect all
Approvals
Assignees & reviewers
Comments (from bots)
Comments (from users)
Commits & branches
Edits
Labels
Lock status
Mentions
Merge request status
Tracking
Loading
Loading
Loading
Loading
Please
register
or
sign in
to reply
Mar 01, 2023
Added Tx word clock to the port
· 7836a9f3
vladimir.sidorenko
authored
2 years ago
7836a9f3
Feb 01, 2023
Connected the register
· fe92d583
vladimir.sidorenko
authored
2 years ago
fe92d583
Jan 31, 2023
Fixed a syntax error
· bc303aaf
vladimir.sidorenko
authored
2 years ago
bc303aaf
Readded a register to the Rx datapath to relax timing closure
· 0fdafff3
vladimir.sidorenko
authored
2 years ago
0fdafff3
Loading
