Commit fde13445 authored by Administrator's avatar Administrator
Browse files

Add a new and correct set of trd parameters

All parameters have been produced with the correct versions of CbmTrdPads.h.
In the last commit the parameter files for v17c_3e were produced with a wrong
pad layout.

All parameters were produced with the new schemes for the spadic and fasp
versions of the asic parameters. This new schemes were needed to speedup the
initilization of the parameter container by reducing the number of named
parameters from several tens of thousands to less than thousand. After
the last update the initilization for the sis300 setup took nearly 3
minutes. Also the initilization of the trd_v18a_1 was slowed down
enormously. Now it is back to at most a second.
parent 67442fec
This diff is collapsed.
This diff is collapsed.
......@@ -4,7 +4,7 @@
##############################################################################
[CbmTrdParSetGain]
//----------------------------------------------------------------------------
NrOfModules: Int_t 740
NrOfModules: Int_t 740
ModuleIdArray: Int_t \
5 21 37 53 69 85 101 117 133 149 \
261 277 293 309 325 341 357 373 389 405 \
......@@ -79,5 +79,5 @@ ModuleIdArray: Int_t \
24197 24213 24453 24469 24709 24725 24965 24981 25221 25237 \
25477 25493 25733 25749 25989 26005 26245 26261 26501 26517 \
26757 26773 27013 27029 27269 27285 27525 27541 27781 27797 \
28037 28053 28293 28309 28549 28565 28805 28821 29061 29077
28037 28053 28293 28309 28549 28565 28805 28821 29061 29077
##############################################################################
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
......@@ -4,7 +4,7 @@
##############################################################################
[CbmTrdParSetGain]
//----------------------------------------------------------------------------
NrOfModules: Int_t 216
NrOfModules: Int_t 216
ModuleIdArray: Int_t \
5 21 37 53 261 277 293 309 517 533 \
549 565 773 789 805 821 1029 1045 1061 1077 \
......@@ -27,4 +27,5 @@ ModuleIdArray: Int_t \
11525 11541 11557 11573 11781 11797 11813 11829 12037 12053 \
12069 12085 12293 12309 12325 12341 12549 12565 12581 12597 \
12805 12821 12837 12853 13061 13077 13093 13109 13317 13333 \
13349 13365 13573 13589 13605 13621
13349 13365 13573 13589 13605 13621
##############################################################################
......@@ -10,7 +10,7 @@ RepoPid: Text_t \
parameters/trd/Likelihood_Xenon_85_GSI_12.root
Gas: Text_t \
Xe_80
NrOfModules: Int_t 216
NrOfModules: Int_t 216
ModuleIdArray: Int_t \
5 21 37 53 261 277 293 309 517 533 \
549 565 773 789 805 821 1029 1045 1061 1077 \
......@@ -33,436 +33,437 @@ ModuleIdArray: Int_t \
11525 11541 11557 11573 11781 11797 11813 11829 12037 12053 \
12069 12085 12293 12309 12325 12341 12549 12565 12581 12597 \
12805 12821 12837 12853 13061 13077 13093 13109 13317 13333 \
13349 13365 13573 13589 13605 13621
13349 13365 13573 13589 13605 13621
5: Int_t \
1650 600 0 0
1600 500 0 0
21: Int_t \
1650 600 0 0
1600 500 0 0
37: Int_t \
1650 600 0 0
1600 500 0 0
53: Int_t \
1650 600 0 0
1600 500 0 0
261: Int_t \
1650 600 0 0
1600 500 0 0
277: Int_t \
1650 600 0 0
1600 500 0 0
293: Int_t \
1650 600 0 0
1600 500 0 0
309: Int_t \
1650 600 0 0
1600 500 0 0
517: Int_t \
1650 600 0 0
1600 500 0 0
533: Int_t \
1650 600 0 0
1600 500 0 0
549: Int_t \
1650 600 0 0
1600 500 0 0
565: Int_t \
1650 600 0 0
1600 500 0 0
773: Int_t \
1650 600 0 0
1600 500 0 0
789: Int_t \
1650 600 0 0
1600 500 0 0
805: Int_t \
1650 600 0 0
1600 500 0 0
821: Int_t \
1650 600 0 0
1600 500 0 0
1029: Int_t \
1650 600 0 0
1600 500 0 0
1045: Int_t \
1650 600 0 0
1600 500 0 0
1061: Int_t \
1650 600 0 0
1600 500 0 0
1077: Int_t \
1650 600 0 0
1600 500 0 0
1285: Int_t \
1650 600 0 0
1600 500 0 0
1301: Int_t \
1650 600 0 0
1600 500 0 0
1317: Int_t \
1650 600 0 0
1600 500 0 0
1333: Int_t \
1650 600 0 0
1600 500 0 0
1541: Int_t \
1650 600 0 0
1600 500 0 0
1557: Int_t \
1650 600 0 0
1600 500 0 0
1573: Int_t \
1650 600 0 0
1600 500 0 0
1589: Int_t \
1650 600 0 0
1600 500 0 0
1797: Int_t \
1650 600 0 0
1600 500 0 0
1813: Int_t \
1650 600 0 0
1600 500 0 0
1829: Int_t \
1650 600 0 0
1600 500 0 0
1845: Int_t \
1650 600 0 0
1600 500 0 0
2053: Int_t \
1650 600 0 0
1600 500 0 0
2069: Int_t \
1650 600 0 0
1600 500 0 0
2085: Int_t \
1650 600 0 0
1600 500 0 0
2101: Int_t \
1650 600 0 0
1600 500 0 0
2309: Int_t \
1650 600 0 0
1600 500 0 0
2325: Int_t \
1650 600 0 0
1600 500 0 0
2341: Int_t \
1650 600 0 0
1600 500 0 0
2357: Int_t \
1650 600 0 0
1600 500 0 0
2565: Int_t \
1650 600 0 0
1600 500 0 0
2581: Int_t \
1650 600 0 0
1600 500 0 0
2597: Int_t \
1650 600 0 0
1600 500 0 0
2613: Int_t \
1650 600 0 0
1600 500 0 0
2821: Int_t \
1650 600 0 0
1600 500 0 0
2837: Int_t \
1650 600 0 0
1600 500 0 0
2853: Int_t \
1650 600 0 0
1600 500 0 0
2869: Int_t \
1650 600 0 0
1600 500 0 0
3077: Int_t \
1650 600 0 0
1600 500 0 0
3093: Int_t \
1650 600 0 0
1600 500 0 0
3109: Int_t \
1650 600 0 0
1600 500 0 0
3125: Int_t \
1650 600 0 0
1600 500 0 0
3333: Int_t \
1650 600 0 0
1600 500 0 0
3349: Int_t \
1650 600 0 0
1600 500 0 0
3365: Int_t \
1650 600 0 0
1600 500 0 0
3381: Int_t \
1650 600 0 0
1600 500 0 0
3589: Int_t \
1650 600 0 0
1600 500 0 0
3605: Int_t \
1650 600 0 0
1600 500 0 0
3621: Int_t \
1650 600 0 0
1600 500 0 0
3637: Int_t \
1650 600 0 0
1600 500 0 0
3845: Int_t \
1650 600 0 0
1600 500 0 0
3861: Int_t \
1650 600 0 0
1600 500 0 0
3877: Int_t \
1650 600 0 0
1600 500 0 0
3893: Int_t \
1650 600 0 0
1600 500 0 0
4101: Int_t \
1650 600 0 0
1600 500 0 0
4117: Int_t \
1650 600 0 0
1600 500 0 0
4133: Int_t \
1650 600 0 0
1600 500 0 0
4149: Int_t \
1650 600 0 0
1600 500 0 0
4357: Int_t \
1650 600 0 0
1600 500 0 0
4373: Int_t \
1650 600 0 0
1600 500 0 0
4389: Int_t \
1650 600 0 0
1600 500 0 0
4405: Int_t \
1650 600 0 0
1600 500 0 0
4613: Int_t \
1650 600 0 0
1600 500 0 0
4629: Int_t \
1650 600 0 0
1600 500 0 0
4645: Int_t \
1650 600 0 0
1600 500 0 0
4661: Int_t \
1650 600 0 0
1600 500 0 0
4869: Int_t \
1650 600 0 0
1600 500 0 0
4885: Int_t \
1650 600 0 0
1600 500 0 0
4901: Int_t \
1650 600 0 0
1600 500 0 0
4917: Int_t \
1650 600 0 0
1600 500 0 0
5125: Int_t \
1650 600 0 0
1600 500 0 0
5141: Int_t \
1650 600 0 0
1600 500 0 0
5157: Int_t \
1650 600 0 0
1600 500 0 0
5173: Int_t \
1650 600 0 0
1600 500 0 0
5381: Int_t \
1650 600 0 0
1600 500 0 0
5397: Int_t \
1650 600 0 0
1600 500 0 0
5413: Int_t \
1650 600 0 0
1600 500 0 0
5429: Int_t \
1650 600 0 0
1600 500 0 0
5637: Int_t \
1650 600 0 0
1600 500 0 0
5653: Int_t \
1650 600 0 0
1600 500 0 0
5669: Int_t \
1650 600 0 0
1600 500 0 0
5685: Int_t \
1650 600 0 0
1600 500 0 0
5893: Int_t \
1650 600 0 0
1600 500 0 0
5909: Int_t \
1650 600 0 0
1600 500 0 0
5925: Int_t \
1650 600 0 0
1600 500 0 0
5941: Int_t \
1650 600 0 0
1600 500 0 0
6149: Int_t \
1650 600 0 0
1600 500 0 0
6165: Int_t \
1650 600 0 0
1600 500 0 0
6181: Int_t \
1650 600 0 0
1600 500 0 0
6197: Int_t \
1650 600 0 0
1600 500 0 0
6405: Int_t \
1650 600 0 0
1600 500 0 0
6421: Int_t \
1650 600 0 0
1600 500 0 0
6437: Int_t \
1650 600 0 0
1600 500 0 0
6453: Int_t \
1650 600 0 0
1600 500 0 0
6661: Int_t \
1650 600 0 0
1600 500 0 0
6677: Int_t \
1650 600 0 0
1600 500 0 0
6693: Int_t \
1650 600 0 0
1600 500 0 0
6709: Int_t \
1650 600 0 0
1600 500 0 0
6917: Int_t \
1650 600 0 0
1600 500 0 0
6933: Int_t \
1650 600 0 0
1600 500 0 0
6949: Int_t \
1650 600 0 0
1600 500 0 0
6965: Int_t \
1650 600 0 0
1600 500 0 0
7173: Int_t \
1650 600 0 0
1600 500 0 0
7189: Int_t \
1650 600 0 0
1600 500 0 0
7205: Int_t \
1650 600 0 0
1600 500 0 0
7221: Int_t \
1650 600 0 0
1600 500 0 0
7429: Int_t \
1650 600 0 0
1600 500 0 0
7445: Int_t \
1650 600 0 0
1600 500 0 0
7461: Int_t \
1650 600 0 0
1600 500 0 0
7477: Int_t \
1650 600 0 0
1600 500 0 0
7685: Int_t \
1650 600 0 0
1600 500 0 0
7701: Int_t \
1650 600 0 0
1600 500 0 0
7717: Int_t \
1650 600 0 0
1600 500 0 0
7733: Int_t \
1650 600 0 0
1600 500 0 0
7941: Int_t \
1650 600 0 0
1600 500 0 0
7957: Int_t \
1650 600 0 0
1600 500 0 0
7973: Int_t \
1650 600 0 0
1600 500 0 0
7989: Int_t \
1650 600 0 0
1600 500 0 0
8197: Int_t \
1650 600 0 0
1600 500 0 0
8213: Int_t \
1650 600 0 0
1600 500 0 0
8229: Int_t \
1650 600 0 0
1600 500 0 0
8245: Int_t \
1650 600 0 0
1600 500 0 0
8453: Int_t \
1650 600 0 0
1600 500 0 0
8469: Int_t \
1650 600 0 0
1600 500 0 0
8485: Int_t \
1650 600 0 0
1600 500 0 0
8501: Int_t \
1650 600 0 0
1600 500 0 0
8709: Int_t \
1650 600 0 0
1600 500 0 0
8725: Int_t \
1650 600 0 0
1600 500 0 0
8741: Int_t \
1650 600 0 0
1600 500 0 0
8757: Int_t \
1650 600 0 0
1600 500 0 0
8965: Int_t \
1650 600 0 0
1600 500 0 0
8981: Int_t \
1650 600 0 0
1600 500 0 0
8997: Int_t \
1650 600 0 0
1600 500 0 0
9013: Int_t \
1650 600 0 0
1600 500 0 0
9221: Int_t \
1650 600 0 0
1600 500 0 0
9237: Int_t \
1650 600 0 0
1600 500 0 0
9253: Int_t \
1650 600 0 0
1600 500 0 0
9269: Int_t \
1650 600 0 0
1600 500 0 0
9477: Int_t \
1650 600 0 0
1600 500 0 0
9493: Int_t \
1650 600 0 0
1600 500 0 0
9509: Int_t \
1650 600 0 0
1600 500 0 0
9525: Int_t \
1650 600 0 0
1600 500 0 0
9733: Int_t \
1650 600 0 0
1600 500 0 0
9749: Int_t \
1650 600 0 0
1600 500 0 0
9765: Int_t \
1650 600 0 0
1600 500 0 0
9781: Int_t \
1650 600 0 0
1600 500 0 0
9989: Int_t \
1650 600 0 0
1600 500 0 0
10005: Int_t \
1650 600 0 0
1600 500 0 0
10021: Int_t \
1650 600 0 0
1600 500 0 0
10037: Int_t \
1650 600 0 0
1600 500 0 0
10245: Int_t \
1650 600 0 0
1600 500 0 0
10261: Int_t \
1650 600 0 0
1600 500 0 0
10277: Int_t \
1650 600 0 0
1600 500 0 0
10293: Int_t \
1650 600 0 0
1600 500 0 0
10501: Int_t \
1650 600 0 0
1600 500 0 0
10517: Int_t \
1650 600 0 0
1600 500 0 0
10533: Int_t \
1650 600 0 0
1600 500 0 0
10549: Int_t \
1650 600 0 0
1600 500 0 0
10757: Int_t \
1650 600 0 0
1600 500 0 0
10773: Int_t \
1650 600 0 0
1600 500 0 0
10789: Int_t \
1650 600 0 0
1600 500 0 0
10805: Int_t \
1650 600 0 0
1600 500 0 0
11013: Int_t \
1650 600 0 0
1600 500 0 0
11029: Int_t \
1650 600 0 0
1600 500 0 0
11045: Int_t \
1650 600 0 0
1600 500 0 0
11061: Int_t \
1650 600 0 0
1600 500 0 0
11269: Int_t \
1650 600 0 0
1600 500 0 0
11285: Int_t \
1650 600 0 0
1600 500 0 0
11301: Int_t \
1650 600 0 0
1600 500 0 0
11317: Int_t \
1650 600 0 0
1600 500 0 0
11525: Int_t \
1650 600 0 0
1600 500 0 0
11541: Int_t \
1650 600 0 0
1600 500 0 0
11557: Int_t \
1650 600 0 0
1600 500 0 0
11573: Int_t \
1650 600 0 0
1600 500 0 0
11781: Int_t \
1650 600 0 0
1600 500 0 0
11797: Int_t \
1650 600 0 0
1600 500 0 0
11813: Int_t \
1650 600 0 0
1600 500 0 0
11829: Int_t \
1650 600 0 0
1600 500 0 0
12037: Int_t \
1650 600 0 0
1600 500 0 0
12053: Int_t \
1650 600 0 0
1600 500 0 0
12069: Int_t \
1650 600 0 0
1600 500 0 0
12085: Int_t \
1650 600 0 0
1600 500 0 0
12293: Int_t \
1650 600 0 0
1600 500 0 0
12309: Int_t \
1650 600 0 0