Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
T
trbnet
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
DAQ
Externals
TRB
trbnet
Commits
9e0bdbf2
Commit
9e0bdbf2
authored
1 year ago
by
Jan Michel
Browse files
Options
Downloads
Patches
Plain Diff
remove second tx reset from dual
parent
a42d8ffd
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
media_interfaces/med_ecp5_sfp_sync_2.vhd
+5
-5
5 additions, 5 deletions
media_interfaces/med_ecp5_sfp_sync_2.vhd
with
5 additions
and
5 deletions
media_interfaces/med_ecp5_sfp_sync_2.vhd
+
5
−
5
View file @
9e0bdbf2
...
@@ -13,7 +13,7 @@ use work.med_sync_define.all;
...
@@ -13,7 +13,7 @@ use work.med_sync_define.all;
entity
med_ecp5_sfp_sync_2
is
entity
med_ecp5_sfp_sync_2
is
generic
(
generic
(
USE_NEW_ECP5_RESET
:
integer
:
=
c_
YES
;
USE_NEW_ECP5_RESET
:
integer
:
=
c_
NO
;
DUAL
:
integer
:
=
0
;
--which Dual to use
DUAL
:
integer
:
=
0
;
--which Dual to use
IS_SYNC_SLAVE
:
int_array_t
(
0
to
1
)
:
=
(
c_YES
,
c_NO
)
--select slave mode
IS_SYNC_SLAVE
:
int_array_t
(
0
to
1
)
:
=
(
c_YES
,
c_NO
)
--select slave mode
);
);
...
@@ -179,7 +179,7 @@ THE_SERDES : entity work.dual_serdes
...
@@ -179,7 +179,7 @@ THE_SERDES : entity work.dual_serdes
serdes1_rsl_rst
=>
'0'
,
serdes1_rsl_rst
=>
'0'
,
serdes1_rsl_rx_rdy
=>
rx_ready
(
1
),
serdes1_rsl_rx_rdy
=>
rx_ready
(
1
),
serdes1_rsl_tx_rdy
=>
tx_ready
(
1
),
serdes1_rsl_tx_rdy
=>
tx_ready
(
1
),
serdes1_rst_dual_c
=>
rst_qd
(
1
),
serdes1_rst_dual_c
=>
rst_qd
(
0
),
--230920
serdes1_rx_cdr_lol_s
=>
rx_cdr_lol
(
1
),
serdes1_rx_cdr_lol_s
=>
rx_cdr_lol
(
1
),
serdes1_rx_cv_err
(
0
)
=>
rx_error
(
1
),
serdes1_rx_cv_err
(
0
)
=>
rx_error
(
1
),
serdes1_rxdata
=>
rx_data
(
1
),
serdes1_rxdata
=>
rx_data
(
1
),
...
@@ -199,7 +199,7 @@ THE_SERDES : entity work.dual_serdes
...
@@ -199,7 +199,7 @@ THE_SERDES : entity work.dual_serdes
serdes1_tx_idle_c
=>
'0'
,
serdes1_tx_idle_c
=>
'0'
,
serdes1_tx_k
(
0
)
=>
tx_k
(
1
),
serdes1_tx_k
(
0
)
=>
tx_k
(
1
),
serdes1_tx_pclk
=>
clk_tx_full
(
1
),
serdes1_tx_pclk
=>
clk_tx_full
(
1
),
serdes1_tx_pcs_rst_c
=>
tx_pcs_rst
(
1
),
serdes1_tx_pcs_rst_c
=>
tx_pcs_rst
(
0
),
--230920
serdes1_tx_pwrup_c
=>
'1'
,
serdes1_tx_pwrup_c
=>
'1'
,
serdes1_tx_serdes_rst_c
=>
'0'
,
serdes1_tx_serdes_rst_c
=>
'0'
,
...
@@ -268,7 +268,7 @@ THE_SERDES : entity work.dual_serdes_1
...
@@ -268,7 +268,7 @@ THE_SERDES : entity work.dual_serdes_1
serdes1_rsl_rst
=>
'0'
,
serdes1_rsl_rst
=>
'0'
,
serdes1_rsl_rx_rdy
=>
rx_ready
(
1
),
serdes1_rsl_rx_rdy
=>
rx_ready
(
1
),
serdes1_rsl_tx_rdy
=>
tx_ready
(
1
),
serdes1_rsl_tx_rdy
=>
tx_ready
(
1
),
serdes1_rst_dual_c
=>
rst_qd
(
1
),
serdes1_rst_dual_c
=>
rst_qd
(
0
),
--230920
serdes1_rx_cdr_lol_s
=>
rx_cdr_lol
(
1
),
serdes1_rx_cdr_lol_s
=>
rx_cdr_lol
(
1
),
serdes1_rx_cv_err
(
0
)
=>
rx_error
(
1
),
serdes1_rx_cv_err
(
0
)
=>
rx_error
(
1
),
serdes1_rxdata
=>
rx_data
(
1
),
serdes1_rxdata
=>
rx_data
(
1
),
...
@@ -288,7 +288,7 @@ THE_SERDES : entity work.dual_serdes_1
...
@@ -288,7 +288,7 @@ THE_SERDES : entity work.dual_serdes_1
serdes1_tx_idle_c
=>
'0'
,
serdes1_tx_idle_c
=>
'0'
,
serdes1_tx_k
(
0
)
=>
tx_k
(
1
),
serdes1_tx_k
(
0
)
=>
tx_k
(
1
),
serdes1_tx_pclk
=>
clk_tx_full
(
1
),
serdes1_tx_pclk
=>
clk_tx_full
(
1
),
serdes1_tx_pcs_rst_c
=>
tx_pcs_rst
(
1
),
serdes1_tx_pcs_rst_c
=>
tx_pcs_rst
(
0
),
--230920
serdes1_tx_pwrup_c
=>
'1'
,
serdes1_tx_pwrup_c
=>
'1'
,
serdes1_tx_serdes_rst_c
=>
'0'
,
serdes1_tx_serdes_rst_c
=>
'0'
,
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment