Skip to content
Snippets Groups Projects
Commit 65514d20 authored by Alexandru Bercuci's avatar Alexandru Bercuci Committed by Eoin Clerkin
Browse files

TRD2D parameters for CBM simulations

parent eb29722a
No related branches found
No related tags found
1 merge request!130update ASIC parameters for the new format needed by TRD2D
Pipeline #22950 passed
Stage: checkRepository
    Stage: checkFormat
      Stage: finalise
        Expand all Hide whitespace changes
        Inline Side-by-side
        trd/trd_v18b_1e.asic.par 0 → 100644
        + 62669
        − 0
        View file @ 65514d20
        This diff is collapsed.
        trd/trd_v18b_1e.digi.par 0 → 100644
        + 896
        − 0
        View file @ 65514d20
        This diff is collapsed.
        trd/trd_v18b_1e.gain.par 0 → 100644
        + 31
        − 0
        View file @ 65514d20
        ##############################################################################
        # Class: CbmTrdParSetGain
        # Context: TestDefaultContext
        ##############################################################################
        [CbmTrdParSetGain]
        //----------------------------------------------------------------------------
        NrOfModules: Int_t 216
        ModuleIdArray: Int_t \
        5 21 37 53 261 277 293 309 517 533 \
        549 565 773 789 805 821 1029 1045 1061 1077 \
        1285 1301 1317 1333 1541 1557 1573 1589 1797 1813 \
        1829 1845 2053 2069 2085 2101 2309 2325 2341 2357 \
        2565 2581 2597 2613 2821 2837 2853 2869 3077 3093 \
        3109 3125 3333 3349 3365 3381 3589 3605 3621 3637 \
        3845 3861 3877 3893 4101 4117 4133 4149 4357 4373 \
        4389 4405 4613 4629 4645 4661 4869 4885 4901 4917 \
        5125 5141 5157 5173 5381 5397 5413 5429 5637 5653 \
        5669 5685 5893 5909 5925 5941 6149 6165 6181 6197 \
        6405 6421 6437 6453 6661 6677 6693 6709 6917 6933 \
        6949 6965 7173 7189 7205 7221 7429 7445 7461 7477 \
        7685 7701 7717 7733 7941 7957 7973 7989 8197 8213 \
        8229 8245 8453 8469 8485 8501 8709 8725 8741 8757 \
        8965 8981 8997 9013 9221 9237 9253 9269 9477 9493 \
        9509 9525 9733 9749 9765 9781 9989 10005 10021 10037 \
        10245 10261 10277 10293 10501 10517 10533 10549 10757 10773 \
        10789 10805 11013 11029 11045 11061 11269 11285 11301 11317 \
        11525 11541 11557 11573 11781 11797 11813 11829 12037 12053 \
        12069 12085 12293 12309 12325 12341 12549 12565 12581 12597 \
        12805 12821 12837 12853 13061 13077 13093 13109 13317 13333 \
        13349 13365 13573 13589 13605 13621
        ##############################################################################
        trd/trd_v18b_1e.gas.par 0 → 100644
        + 469
        − 0
        View file @ 65514d20
        ##############################################################################
        # Class: CbmTrdParSetGas
        # Context: TestDefaultContext
        ##############################################################################
        [CbmTrdParSetGas]
        //----------------------------------------------------------------------------
        RepoDrift: Text_t \
        parameters/trd/CbmTrdDriftMap.root
        RepoPid: Text_t \
        parameters/trd/Likelihood_Xenon_85_GSI_12.root
        Gas: Text_t \
        Xe_80
        NrOfModules: Int_t 216
        ModuleIdArray: Int_t \
        5 21 37 53 261 277 293 309 517 533 \
        549 565 773 789 805 821 1029 1045 1061 1077 \
        1285 1301 1317 1333 1541 1557 1573 1589 1797 1813 \
        1829 1845 2053 2069 2085 2101 2309 2325 2341 2357 \
        2565 2581 2597 2613 2821 2837 2853 2869 3077 3093 \
        3109 3125 3333 3349 3365 3381 3589 3605 3621 3637 \
        3845 3861 3877 3893 4101 4117 4133 4149 4357 4373 \
        4389 4405 4613 4629 4645 4661 4869 4885 4901 4917 \
        5125 5141 5157 5173 5381 5397 5413 5429 5637 5653 \
        5669 5685 5893 5909 5925 5941 6149 6165 6181 6197 \
        6405 6421 6437 6453 6661 6677 6693 6709 6917 6933 \
        6949 6965 7173 7189 7205 7221 7429 7445 7461 7477 \
        7685 7701 7717 7733 7941 7957 7973 7989 8197 8213 \
        8229 8245 8453 8469 8485 8501 8709 8725 8741 8757 \
        8965 8981 8997 9013 9221 9237 9253 9269 9477 9493 \
        9509 9525 9733 9749 9765 9781 9989 10005 10021 10037 \
        10245 10261 10277 10293 10501 10517 10533 10549 10757 10773 \
        10789 10805 11013 11029 11045 11061 11269 11285 11301 11317 \
        11525 11541 11557 11573 11781 11797 11813 11829 12037 12053 \
        12069 12085 12293 12309 12325 12341 12549 12565 12581 12597 \
        12805 12821 12837 12853 13061 13077 13093 13109 13317 13333 \
        13349 13365 13573 13589 13605 13621
        5: Int_t \
        1600 500 0 0
        21: Int_t \
        1600 500 0 0
        37: Int_t \
        1600 500 0 0
        53: Int_t \
        1600 500 0 0
        261: Int_t \
        1600 500 0 0
        277: Int_t \
        1600 500 0 0
        293: Int_t \
        1600 500 0 0
        309: Int_t \
        1600 500 0 0
        517: Int_t \
        1600 500 0 0
        533: Int_t \
        1600 500 0 0
        549: Int_t \
        1600 500 0 0
        565: Int_t \
        1600 500 0 0
        773: Int_t \
        1600 500 0 0
        789: Int_t \
        1600 500 0 0
        805: Int_t \
        1600 500 0 0
        821: Int_t \
        1600 500 0 0
        1029: Int_t \
        1600 500 0 0
        1045: Int_t \
        1600 500 0 0
        1061: Int_t \
        1600 500 0 0
        1077: Int_t \
        1600 500 0 0
        1285: Int_t \
        1600 500 0 0
        1301: Int_t \
        1600 500 0 0
        1317: Int_t \
        1600 500 0 0
        1333: Int_t \
        1600 500 0 0
        1541: Int_t \
        1600 500 0 0
        1557: Int_t \
        1600 500 0 0
        1573: Int_t \
        1600 500 0 0
        1589: Int_t \
        1600 500 0 0
        1797: Int_t \
        1600 500 0 0
        1813: Int_t \
        1600 500 0 0
        1829: Int_t \
        1600 500 0 0
        1845: Int_t \
        1600 500 0 0
        2053: Int_t \
        1600 500 0 0
        2069: Int_t \
        1600 500 0 0
        2085: Int_t \
        1600 500 0 0
        2101: Int_t \
        1600 500 0 0
        2309: Int_t \
        1600 500 0 0
        2325: Int_t \
        1600 500 0 0
        2341: Int_t \
        1600 500 0 0
        2357: Int_t \
        1600 500 0 0
        2565: Int_t \
        1600 500 0 0
        2581: Int_t \
        1600 500 0 0
        2597: Int_t \
        1600 500 0 0
        2613: Int_t \
        1600 500 0 0
        2821: Int_t \
        1600 500 0 0
        2837: Int_t \
        1600 500 0 0
        2853: Int_t \
        1600 500 0 0
        2869: Int_t \
        1600 500 0 0
        3077: Int_t \
        1600 500 0 0
        3093: Int_t \
        1600 500 0 0
        3109: Int_t \
        1600 500 0 0
        3125: Int_t \
        1600 500 0 0
        3333: Int_t \
        1600 500 0 0
        3349: Int_t \
        1600 500 0 0
        3365: Int_t \
        1600 500 0 0
        3381: Int_t \
        1600 500 0 0
        3589: Int_t \
        1600 500 0 0
        3605: Int_t \
        1600 500 0 0
        3621: Int_t \
        1600 500 0 0
        3637: Int_t \
        1600 500 0 0
        3845: Int_t \
        1600 500 0 0
        3861: Int_t \
        1600 500 0 0
        3877: Int_t \
        1600 500 0 0
        3893: Int_t \
        1600 500 0 0
        4101: Int_t \
        1600 500 0 0
        4117: Int_t \
        1600 500 0 0
        4133: Int_t \
        1600 500 0 0
        4149: Int_t \
        1600 500 0 0
        4357: Int_t \
        1600 500 0 0
        4373: Int_t \
        1600 500 0 0
        4389: Int_t \
        1600 500 0 0
        4405: Int_t \
        1600 500 0 0
        4613: Int_t \
        1600 500 0 0
        4629: Int_t \
        1600 500 0 0
        4645: Int_t \
        1600 500 0 0
        4661: Int_t \
        1600 500 0 0
        4869: Int_t \
        1600 500 0 0
        4885: Int_t \
        1600 500 0 0
        4901: Int_t \
        1600 500 0 0
        4917: Int_t \
        1600 500 0 0
        5125: Int_t \
        1600 500 0 0
        5141: Int_t \
        1600 500 0 0
        5157: Int_t \
        1600 500 0 0
        5173: Int_t \
        1600 500 0 0
        5381: Int_t \
        1600 500 0 0
        5397: Int_t \
        1600 500 0 0
        5413: Int_t \
        1600 500 0 0
        5429: Int_t \
        1600 500 0 0
        5637: Int_t \
        1600 500 0 0
        5653: Int_t \
        1600 500 0 0
        5669: Int_t \
        1600 500 0 0
        5685: Int_t \
        1600 500 0 0
        5893: Int_t \
        1600 500 0 0
        5909: Int_t \
        1600 500 0 0
        5925: Int_t \
        1600 500 0 0
        5941: Int_t \
        1600 500 0 0
        6149: Int_t \
        1900 500 1 1
        6165: Int_t \
        1900 500 1 1
        6181: Int_t \
        1900 500 1 1
        6197: Int_t \
        1900 500 1 1
        6405: Int_t \
        1900 500 1 1
        6421: Int_t \
        1900 500 1 1
        6437: Int_t \
        1900 500 1 1
        6453: Int_t \
        1900 500 1 1
        6661: Int_t \
        1900 500 1 1
        6677: Int_t \
        1900 500 1 1
        6693: Int_t \
        1900 500 1 1
        6709: Int_t \
        1900 500 1 1
        6917: Int_t \
        1900 500 1 1
        6933: Int_t \
        1900 500 1 1
        6949: Int_t \
        1900 500 1 1
        6965: Int_t \
        1900 500 1 1
        7173: Int_t \
        1900 500 1 1
        7189: Int_t \
        1900 500 1 1
        7205: Int_t \
        1900 500 1 1
        7221: Int_t \
        1900 500 1 1
        7429: Int_t \
        1900 500 1 1
        7445: Int_t \
        1900 500 1 1
        7461: Int_t \
        1900 500 1 1
        7477: Int_t \
        1900 500 1 1
        7685: Int_t \
        1900 500 1 1
        7701: Int_t \
        1900 500 1 1
        7717: Int_t \
        1900 500 1 1
        7733: Int_t \
        1900 500 1 1
        7941: Int_t \
        1900 500 1 1
        7957: Int_t \
        1900 500 1 1
        7973: Int_t \
        1900 500 1 1
        7989: Int_t \
        1900 500 1 1
        8197: Int_t \
        1900 500 1 1
        8213: Int_t \
        1900 500 1 1
        8229: Int_t \
        1900 500 1 1
        8245: Int_t \
        1900 500 1 1
        8453: Int_t \
        1900 500 1 1
        8469: Int_t \
        1900 500 1 1
        8485: Int_t \
        1900 500 1 1
        8501: Int_t \
        1900 500 1 1
        8709: Int_t \
        1600 500 0 0
        8725: Int_t \
        1600 500 0 0
        8741: Int_t \
        1600 500 0 0
        8757: Int_t \
        1600 500 0 0
        8965: Int_t \
        1600 500 0 0
        8981: Int_t \
        1600 500 0 0
        8997: Int_t \
        1600 500 0 0
        9013: Int_t \
        1600 500 0 0
        9221: Int_t \
        1600 500 0 0
        9237: Int_t \
        1600 500 0 0
        9253: Int_t \
        1600 500 0 0
        9269: Int_t \
        1600 500 0 0
        9477: Int_t \
        1600 500 0 0
        9493: Int_t \
        1600 500 0 0
        9509: Int_t \
        1600 500 0 0
        9525: Int_t \
        1600 500 0 0
        9733: Int_t \
        1600 500 0 0
        9749: Int_t \
        1600 500 0 0
        9765: Int_t \
        1600 500 0 0
        9781: Int_t \
        1600 500 0 0
        9989: Int_t \
        1600 500 0 0
        10005: Int_t \
        1600 500 0 0
        10021: Int_t \
        1600 500 0 0
        10037: Int_t \
        1600 500 0 0
        10245: Int_t \
        1600 500 0 0
        10261: Int_t \
        1600 500 0 0
        10277: Int_t \
        1600 500 0 0
        10293: Int_t \
        1600 500 0 0
        10501: Int_t \
        1600 500 0 0
        10517: Int_t \
        1600 500 0 0
        10533: Int_t \
        1600 500 0 0
        10549: Int_t \
        1600 500 0 0
        10757: Int_t \
        1600 500 0 0
        10773: Int_t \
        1600 500 0 0
        10789: Int_t \
        1600 500 0 0
        10805: Int_t \
        1600 500 0 0
        11013: Int_t \
        1600 500 0 0
        11029: Int_t \
        1600 500 0 0
        11045: Int_t \
        1600 500 0 0
        11061: Int_t \
        1600 500 0 0
        11269: Int_t \
        1600 500 0 0
        11285: Int_t \
        1600 500 0 0
        11301: Int_t \
        1600 500 0 0
        11317: Int_t \
        1600 500 0 0
        11525: Int_t \
        1600 500 0 0
        11541: Int_t \
        1600 500 0 0
        11557: Int_t \
        1600 500 0 0
        11573: Int_t \
        1600 500 0 0
        11781: Int_t \
        1600 500 0 0
        11797: Int_t \
        1600 500 0 0
        11813: Int_t \
        1600 500 0 0
        11829: Int_t \
        1600 500 0 0
        12037: Int_t \
        1600 500 0 0
        12053: Int_t \
        1600 500 0 0
        12069: Int_t \
        1600 500 0 0
        12085: Int_t \
        1600 500 0 0
        12293: Int_t \
        1600 500 0 0
        12309: Int_t \
        1600 500 0 0
        12325: Int_t \
        1600 500 0 0
        12341: Int_t \
        1600 500 0 0
        12549: Int_t \
        1600 500 0 0
        12565: Int_t \
        1600 500 0 0
        12581: Int_t \
        1600 500 0 0
        12597: Int_t \
        1600 500 0 0
        12805: Int_t \
        1600 500 0 0
        12821: Int_t \
        1600 500 0 0
        12837: Int_t \
        1600 500 0 0
        12853: Int_t \
        1600 500 0 0
        13061: Int_t \
        1600 500 0 0
        13077: Int_t \
        1600 500 0 0
        13093: Int_t \
        1600 500 0 0
        13109: Int_t \
        1600 500 0 0
        13317: Int_t \
        1600 500 0 0
        13333: Int_t \
        1600 500 0 0
        13349: Int_t \
        1600 500 0 0
        13365: Int_t \
        1600 500 0 0
        13573: Int_t \
        1600 500 0 0
        13589: Int_t \
        1600 500 0 0
        13605: Int_t \
        1600 500 0 0
        13621: Int_t \
        1600 500 0 0
        ##############################################################################
        0% or .
        You are about to add 0 people to the discussion. Proceed with caution.
        Finish editing this message first!
        Please register or to comment